


The diagram illustrates a 1-bit DAC circuit. It features a feedback loop consisting of a resistor (103) and a capacitor (110) connected between the output node (C) and the inverting input (A) of an operational amplifier (102). The non-inverting input (B) of the op-amp is connected to a reference voltage (Vref1). The output node (C) is also connected to a switch (107) controlled by a digital input (S0). The switch (107) can connect the output node to either a 'Low' or 'High' voltage level. The output of the op-amp is labeled Sv. The circuit is divided into two main sections by a dashed line: the input section (109) and the output section (108). The input section (109) includes a switch (104) controlled by a digital input (VWLO) and a resistor (105) connected to a reference voltage (Vd). The output section (108) includes a switch (106) controlled by a digital input (VBL1) and a resistor (107) connected to a reference voltage (Vd). The output node (C) is also connected to a switch (108) controlled by a digital input (S1).

109

Fig.2






Fig.3




Fig.4

Fig.5




Fig.6




Fig.7




Fig.8




Fig.9




Fig.10




Fig.11




Fig.12




Fig.13A




Fig.13B VWL0 VWLp VWLe VWLr




Fig.14A





Fig.14B



The diagram illustrates a memory array 1501 and an address decoder 1502. The memory array 1501 consists of rows labeled (1, 1) to (m, n) and columns labeled BL(1) to BL(n). Each row is connected to a word line (WL) and a bit line (BL). The address decoder 1502 takes an X address signal control signal and a supply voltage Sva as inputs. It contains operation circuits 1503 that generate signals Sv(1) to Sv(n). These signals are connected to the memory array 1501 via word lines and bit lines. The diagram also shows internal transistors and signals like SLu, WL, WLk, SLb, and Vs.

X address signal
control signal




Fig.16

Fig.17




Fig.18





Fig.19






Fig.20A




Fig.20B




Fig.20C






Fig.22




Fig.23




Fig.24




Fig.26A





Fig.26B